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INTERLEAVED SWmCHING TOPOLOGY FOR THREE-PHASE POWER-FACTOR CORRECTION 
V. Chunkag, F.V.P. Robinson 
University of Bath, United Kingdim 
ABSTRACT 
Single-switch boost stages, connected between three- 
phase rectifiers and DC-link cipacitors, allow good 
power-factor correction when operated in the 
discontinuousconduction-mode. This paper is 
presented to aid design at all olxrating levels of this 
converter type. For high output power, it is shown that 
reduced component stress and higher power-factor, 
results using interleaved switching topologies. Some 
experimental results from a laboratory model are 
presented. 
INTRODUCTION 
The single-switch three-phase boost converter shown 
in Fig. 1 gives good power-factor correction if the 
circuit is operated in the discontinuous conduction 
mode. Prasad (4), Simonetti (5 ' )  and Kolar (3) have 
shown such circuits give an economical and easily 
controlled method of realising single-quadrant low to 
medium power three-phase power supplies which 
comply with the strictest statutory line-frequency 
harmonic current limits. 
Figure 1: Single-switch three-phase Boost converter 
circuit. 
To increase the power handling capability of systems, 
single-switch boost stages can be connected to operate 
in parallel, as shown in Fig 2. Moreover, it is 
beneficial to phase shift gating signals the stages by 
360/s degrees; where s is the number of stages. The 
effect of using multiple, up to four, single-switch boost 
stages with such interleaved switching is to artificially 
raise input and output switching ripple frequency, 
reduce passive input and output volume and reduce 
switch (e.g. IGBT) peak current levels. Also the input 
current waveforms are improved significantly (compare 
Figs. 6 and 7). 
An analysis of interleaved parallel-stage circuits now 
follows. The resulting performance and design data 
has largely been produced as a result of numerical 
solution of the normalised circuit equations, but the 
results have also been verified using SPICE circuit 
simulation and observations on practical circuits. 
Figure 2: Parallel connection of two single-switch boost 
stage. 
CIRCUIT ANALYSIS 
During the analysis it will be assumed that the circuit is 
operated under the following conditions: 
- the switching frequency is significantly higher than 
line frequency, (fw x-fo), so that input voltage may 
be assumed constant during a switching period. 
- constant output voltage Vo. 
- all components are ideal and semiconductor device 
volt drops are negligible. 
- three-phase voltage supply is balanced and purely 
sinusoidal, according to the following expressions: 
v, = V,,, sin(or) 
vb = V,,, sin(wt - 271 / 3) 
v, = V,,, sin(wt - 47t I 3 )  
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Voltage conversion ratio 
The maximum line-to-line input voltage, say v,b, 
occurs at ot=d3, when vC is zero. From this fact the 
peak input current may be determined. When the 
switch is on, the input circuit of Fig. 1 can be drawn as 
in Fig. 3(a). The inductor current i b  ramps up to 
i b p e a k  at the end of ton, while i k  is zero and iu is 
equal but opposite to i b .  The peak current is defined 
where D = f, / tw and t,, = 
(a) (b) 
Figure 3: At at=n/3; (a) switch SW is on. (b) switch 
Swis off. 
Figure 4: Inductor current of phase a at at=n/3. 
When the switch is off, circuit operation is presented 
by the equivalent circuit in Fig. 3(b). Diode Db, (Fig. 
1) is conducting and the output capacitor is charged. 
For line input currents to be discontinuous, inductor 
currents ih and iu have to reach zero at the end off,. 
Using the Kirchboff voltage law, the circuit equations 
become 
di, 
dt 
V,-V,-2L--Vo = o  (3) 
Under this condition, the current falls to zero right at 
the end of the switching period, not before. Hence 
fo,,+f,flmust equal 2,.
h=% and 
dt At 
A i k = i Q e d ;  A I = t , g = ( l - D ) . l ,  
Substituting A i b  and At into Equation 3 and equating 
i,r+d with Equation 2, gives the voltage conversion 
ratio. 
The output voltage V, used here is the minimum value. 
Which this will ensures that the line input currents are 
always discontinuous. 
Line input current analysis 
When switch SW, (Fig. 1) is turned on. The diode Db 
is reversed biased and forced off. The three inductors 
are then connected as a three-phase balanced star load, 
and their currents change according to their phase 
voltages and turn-on time. The inductor currents and 
output voltage are obtained using the following state 
equations: 
where k = a,b,c ( 5 )  L- diu - v, 
df 
The inductor currents start from zero and their peak- 
values at the end of turn on time, ton is 
When the switch SW is turned off, the inductor 
currents freewheel through the boost diode, Db, and 
the load cell c d  RL. Circuit state-equations become 
L h  = vk + ak . v, where k = a,b,c (8) dt 
(9) 
I& is a coefficient which depends on the value of phase 
angle a t .  Values are given in the Appendix. ir is the 
free-wheeling current which flows through Db. 
The slope of the inductor currents reverses and the 
inductor current falls to zero. Equation (8) and (9) are 
valid when none of the inductor currents is zero, (see, 
t lr  in Fig. 5). The smallest current vanishes at the end 
of t l r  Then the remaining inductor fall at a new rate 
and reach zero together the end of tzr They remain 
zero until the next switching period. 
There are twelve d 6  sub-intervals in any line- 
fkequency period. The reset times and rate of change of 
the remaining two inductor currents after the lowest 
current vanished can be found. For example, during 
the interval &ot<d6, i b  reaches zero fmt, and the 
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normalised reset times t l ,  22, imd d i d d t  d i d d l  can The amplitudes are (f,) 50%, (5th) 7% and (7th) 1.3% 
be defined as: of the fundamental frequency component. The 
variation in 5L and 7L with D is shown in more detail 
I,, = -  
sin a in Fig. 11. 
sin(ot - U I J5) 
INTERLEAVED SWITCHING 
Figure 
period; 
5: Inductor current waveforms over a switching 
where O<wt<x/6. 
sin a-- +t lm sin1 a-- +xu}] 
&[a 2 + sin( c i  - )] 
12, = -  [ ( 2;) { : 23 
The normalised time is I, = ly D ' I, 
-- diu - '[ ( V b  - vc ) + vo ] (12) 
dt 2L 
The parallel connection of stages, e.g. as shown in Fig. 
2, improves the input current waveform significantly 
when switching is interleaved. Fig. 7 gives an input 
current waveform and its spectrum when the switching 
frequency is half that in Fig. 6. From the spectra in 
Fig. 7(b), it is evident that the result is better than 
doubling thef, tof a single stage. 
Time (mP) 
Figure 7: current waveform and frequency spectrum of 
two interleaved stages operated atfW = 3 kHz. 
The output voltage becomes 
(13) The power-factor of the un-filtered circuit is 
considerably improved, namely 0.953< p.f.<0.996 for 
0.2<0 > O S  as shown in Fig. 10. 
For interleaved parallel circuits minimised input filter 
L-C components are required, since the high frequency 
harmonics are small. Moreover, L-C product is 
(14) 
inversely proportional to fs, which can be seen from a 
line-input filter equivalent circuit in Fig, and 
components at the converter and the main line inuut. 
The numencal solution of the state equation from the 
current waveform and its spectnim shown in Fig. 6. 
Previous analysis gives the normalised Equation 15, Where Iqr and Iljr are fipple frequency 
Normalised current ih = A- 
'Lprak 
respectively. 
Figure 8: Per phase equivalent circuit for filter design. 
Figure 6: (a) Input-line current waveform ; iLI, and 
(b) its spectrum, at switching frequencyf,.= 6 kHz. 
From the line-current specuwn, it can he seen that Boost-circuit Iline-inducmce volume does not 
there is a high switching frequency related content and significantly despite twice as many inductors 
content at the 5th. and 7h line-frequency harmonics. being required, because the peak-current is halved and 
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the inductor value is doubled giving no net change in 
stored energy. 
DESIGN DATA 
The design and operation of single or multi-stages 
boost converters may be investigated from the 
following graphs. All of these have been produced 
using Equations 1-14 .  
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Figure 9: Graph of I , p l I ~ e d  versus duty- ratio and 
f J f o .  
The relationship between the fundamental component 
and the peak value of inductor current against duty- 
ratio and&& are shown in Fig 9 (a) and (b). Over a 
wide f J fo  range, the ratio of line-frequency current 
fundamental to peak-current at any duty-ratio is 
approximately constant, as shown in Fig. 9 (b). This 
simplifies the determinauon of boost-circuit inductor 
value. Similarly, graphs in Fig 12 (a)-(c) show 
normalised value of rectifier diode, boost-switch and 
boost-diode current for one stage to aid the choice of 
component current ratings. 
Figure 10: Power-factor and I l , , , J l ~ , ~ ~ k  versus duty- 
ratio. 
0. I 
Duty ratm 
Figure 11: Amplitude of 5th and 7th line current 
harmonics for one stage and 2 stages relative to the 
fundamental component of line current. 
Although high order harmonics are very small in multi- 
stage converters, low order harmonics still remain a 
problem, especially the 5rh and 7th harmonics as shown 
in Fig 1 1 .  
CIRCUIT DESIGN EXAMPLE 
Both single and multi-stage circuit with interleaving 
can be designed, using the design data in the following 
procedure. 
1. Determine the worst-case duty ratio of the circuit 
using the minimum DC output voltage, the mini- 
mum supply voltage and maximum output power. 
2. Calculate the peak of fundamental line-input current. 
3.  From the graph in Fig. 9, at the specific 0, read a 
number off the y-axis for the desired stage. This 
284 
is the relation between the peak fundamental line- 
input current and inductor peak current. Ild[Lpeak, 
LX =-. vm D.1, (16) 
4. Calculate the boost inductor from 
I4mk 
Duty ratio 
(a) Rectifier diode currents versus duty-ratio 
my rat10 
(b) Boost diode currents versus duty-ratio 
Example 
Design a single-stage three-phase single-switch boost 
converter for operating at 
Phase voltage. 50 Volts 
Line-frequency: 50 Hz 
Maximum output power: 500 Watts 
DC output voltage: 245 Volts 
Switching frequency: 20 lcHz 
1 
1. Using V, = ---&v, 
(1 -- D) 
gives a duty ratio of D = 0.5 
2. Assuming 100% conversion efficiency, i.e. 
P; = P,,= 500 w 
1, = 3.3333 A; I l p e d  = 4.714 A 
3. From graph in Pig. 9, for 1 stage and B0.5 ,  
0.47 therefore ILPed = 10.029 A. Ilpeak 
I tpeak  
-= 
4. Equation 16, gives the maximum inductance 
& = 176.26 pH 
The calculated inductance & value may also be used 
in an interleaved two-stage converter design which 
gives the same output voltage. However the 
maximum output power is then doubled, i.e. lo00 W. 
EXPERIMENT RESULT 
O J S W  0.25 0 3  . . . . . . , - - - r - -  . . - - /;:I
0.2 . . , _  . . . , . . 
Duty ratio 
(c) Switch currents for all stages 'versus duty-ratio 
Figure 1 2  Imll4.d and l m g / l ~ e &  f(D) of bridge 
rectifier diode, boost diode and boost switch. 
The designed 1000 W two-stage converter, shown in 
Fig. 2, has been built and examined experimentally. 
Due to the source inductance, Ls, of the three-phase 
auto-transformer, three capacitors are added at the 
input-end of the boost inductors to reduce the effect of 
Lf, and form a line input filter. 
A line-current waveform at phase a without line input 
filter and its phase voltage are shown in Fig. 13. It can 
be seen that the current is in phase but quite heavy 
distorted because low order harmonic content mainly 
the 5th and 7th still remain (Fig 14); approximately 9 % 
and 1.5 % of the fundamental current, respectively. 
However, the high frequency content is very small. By 
using the discontinuous conduction mode of operation, 
low-order harmonics cannot be totally eliminated from 
the converter input current. A further reduction is 
possible by neutralising harmonic currents with a small 
additional converter as shown in Fig.15. 
285 
The harmonic neutralising converter can be any type of 
active power filter, e.g. voltage source active power 
filter circuit. 
Figure 13: Phase voltage and input current. 
Figure 14: Input current and frequency content. 
CONCLUSION 
Some design graphs are produced to aid the design of 
the three-phase single-switch boost converter. To 
improve line input currents, reduce the L-C input filter, 
output capacitor volume and reduce the current stress of 
switching devices, an interleaved switching topology is 
presented. This three-phase interleaving technique can 
be applied to other three-phase single-switch converters 
which have similar circuit characteristics, such as, 
SEPIC and CUK topologies. 
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APPENDIX 
W e  1 C o p .  
. .  
Figure 15: A three-phase power converter with a 
harmonic neutrdising circuit. 
